SyntheSys Research BSA17500CSI

FabricantSyntheSys
ModèleResearch
ProduitBERTScope 17.5 Gb/s Pattern Generator and Error Analyser
TypeProduit Reconditionné

 

Stanford Research SR650

Stanford Research SR650

Teseq (Schaffner) NSG 437

Teseq (Schaffner) NSG 437

Obtenir un devis
SKU
139412
SyntheSys Research BSA17500CSiThe SyntheSys Research BERTScope 17500CSi advanced the BERTScope Family to 17.5 Gb/s and covers today’s serial data interfaces from 1Gb Ethernet (GbE) to 10 GbE and are designed to address future serial data interfaces including:
  • 16x Fibre Channel
  • 12 Gb/s SAS
  • 8.0 GT/s Gen. 3 PCI Express®
  • Potential 16.0 GT/s Gen. 4 PCI Express
  • Proprietary chip interfaces
  • Next Generation Backplanes
  • Specifications and features of the BSA17500CSI BERTScope include:
  • BER analysis with patented error location analysis
  • BER correlated eye diagram & mask testing
  • MJSQ1 compliant dual-Dirac based Jitter Peak analysis
  • Q-Factor BER-based view of vertical eye openingBER contour analysis with contour compliance masktesting for compliance masks specified at deep BER levels
  • Automated jitter tolerance compliance and margin testing
  • Jitter Map, available as an option, performs jitter decomposition using BER based measurements, including on jitter separation on long patterns such as PRBS-31.
  • FIR Explorer, easily converts insertion loss measurements into FIR tap settings for emulation or correction.
  • Rear panel diffeial reference clock outputs and single ended reference clock input at seven selectable frequencies; these may be used to phase lock a BERTScope to another BERTScope or other external instrument.
  • Windows XP for better web security and compatibility with local IT policies.
  • 128Mb RAM memory enables the use and capture of extremely long stress patterns.
  • USB port count increased from two to four
  • The BERTScope 17500CSi provides rear panel diffeial reference clock outputs and single ended reference clock input which can be used to phase lock to the BSA. The rear panel reference clocks frequencies are:
  • 10 MHz
  • 100 MHz
  • 106.25 MHz
  • 133.33 MHz
  • 156.25 MHz
  • 166.67 MHz
  • 200 MHz
  • The SyntheSys Research BERTScope 17500CSi includes:
  • pattern generation
  • error detection
  • eye diagram analysis and Mask Testing
  • Physical Layer Analysis
  • Error Correction
  • Coding and Mapping
  • Enhanced stress generation with added SJ range 
  • SSC capability
  • Automated jitter tolerance testing
  • Additional options include:
  • Jitter Map
  • PatternVu Equalization Processing
  • PCIe stress generation
  • F/2 jitter generation
  • Live Data Analysis
  •       

    No Related Posts

    Retours

    Si vous n’êtes pas entièrement satisfait de votre achat, il vous suffit de nous retourner l’article dans son état d’origine dans les 30 jours suivant la réception. Les articles retournés doivent être inutilisés et renvoyés dans leur emballage d’origine avec toute la documentation jointe. Nous procéderons à un remboursement complet à réception, à l’exception des frais de livraison initiaux. En alternative, si vous le préférez, nous pouvons échanger l’article.

    TVA

    Les prix s'entendent hors TVA. Transactions intracommunautaires : conformément à la directive européenne sur la TVA, les ventes B2B de biens au sein de l’UE sont exonérées de TVA. Lorsque la TVA est facturée, un taux de 23 % s’applique. La TVA n’est pas facturée en dehors de l’UE.

    Clicky